"Ultralow-Latency Hardware-in-the-Loop Platform for Rapid Validation of ..."

Dusan Majstorovic et al. (2011)

> Home

Details and statistics

DOI: 10.1109/TIE.2011.2112318

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/MajstorovicCTCK11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/MajstorovicCTCK11
Dusan Majstorovic, Ivan Celanovic, Nikola Dj. Teslic, Nikola L. Celanovic, Vladimir A. Katic:
Ultralow-Latency Hardware-in-the-Loop Platform for Rapid Validation of Power Electronics Designs. IEEE Trans. Ind. Electron. 58(10): 4708-4716 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.