Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Binary Division Power Models for High-Level Power Estimation of FPGA-Based ..."

Bojan Jovanovic, Ruzica Jevtic, Carlos Carreras (2014)

> Home

Details and statistics

DOI: 10.1109/TII.2013.2261080

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tii/JovanovicJC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tii/JovanovicJC14
Bojan Jovanovic, Ruzica Jevtic, Carlos Carreras:
Binary Division Power Models for High-Level Power Estimation of FPGA-Based DSP Circuits. IEEE Trans. Ind. Informatics 10(1): 393-398 (2014)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.