"VLSI implementations of threshold logic-a comprehensive survey."

Valeriu Beiu, José M. Quintana, Maria J. Avedillo (2003)

> Home

Details and statistics

DOI: 10.1109/TNN.2003.816365

access: closed

type: Journal Article

metadata version: 2019-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tnn/BeiuQA03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tnn/BeiuQA03
Valeriu Beiu, José M. Quintana, Maria J. Avedillo:
VLSI implementations of threshold logic-a comprehensive survey. IEEE Trans. Neural Networks 14(5): 1217-1243 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.