"A data-centric chip design agent framework for Verilog code generation."

Kaiyan Chang et al. (2025)

> Home

Details and statistics

DOI: 10.1145/3727980

access: closed

type: Journal Article

metadata version: 2025-11-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/ChangZWHYCJLZYZCWLHLLW25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ChangZWHYCJLZYZCWLHLLW25
Kaiyan Chang, Wenlong Zhu, Kun Wang, Xinyang He, Nan Yang, Zhirong Chen, Dantong Jin, Cangyuan Li, Yunhao Zhou, Hao Yan, Zhuoliang Zhao, Yuan Cheng, Mengdi Wang, Shengwen Liang, Yinhe Han, Xiaowei Li, Huawei Li, Ying Wang:
A data-centric chip design agent framework for Verilog code generation. ACM Trans. Design Autom. Electr. Syst. 30(6): 93:1-93:27 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.