"UST/DME: a clock tree router for general skew constraints."

Chung-Wen Albert Tsao, Cheng-Kok Koh (2002)

> Home

Details and statistics

DOI: 10.1145/567270.567271

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/TsaoK02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/TsaoK02
Chung-Wen Albert Tsao, Cheng-Kok Koh:
UST/DME: a clock tree router for general skew constraints. ACM Trans. Design Autom. Electr. Syst. 7(3): 359-379 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.