"Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES ..."

Anh-Tuan Hoang, Takeshi Fujino (2014)

> Home

Details and statistics

DOI: 10.1145/2617595

access: closed

type: Journal Article

metadata version: 2020-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/HoangF14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/HoangF14
Anh-Tuan Hoang, Takeshi Fujino:
Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA. ACM Trans. Reconfigurable Technol. Syst. 7(2): 10:1-10:19 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.