"Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks ..."

Endri Taka et al. (2021)

> Home

Details and statistics

DOI: 10.1145/3458843

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/trets/TakaMLS21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/trets/TakaMLS21
Endri Taka, Konstantinos Maragos, George Lentaris, Dimitrios Soudris:
Process Variability Analysis in Interconnect, Logic, and Arithmetic Blocks of 16-nm FinFET FPGAs. ACM Trans. Reconfigurable Technol. Syst. 14(3): 13:1-13:30 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.