"Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS ..."

Bhaskar Chatterjee, Manoj Sachdev (2005)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2005.859563

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChatterjeeS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChatterjeeS05
Bhaskar Chatterjee, Manoj Sachdev:
Design of a 1.7-GHz low-power delay-fault-testable 32-b ALU in 180-nm CMOS technology. IEEE Trans. Very Large Scale Integr. Syst. 13(11): 1296-1304 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.