![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"Parallel interleaver design and VLSI architecture for low-latency MAP ..."
Rostislav (Reuven) Dobkin, Michael Peleg, Ran Ginosar (2005)
- Rostislav (Reuven) Dobkin, Michael Peleg
, Ran Ginosar:
Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders. IEEE Trans. Very Large Scale Integr. Syst. 13(4): 427-438 (2005)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.