![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"A 5-GS/s 6-Bit 15.07-mW Flash ADC With Partially Active Second-Stage ..."
Yulang Feng et al. (2022)
- Yulang Feng
, Hao Deng
, Qingjun Fan
, Yuxuan Tang, Phaneendra Bikkina, Esko Mikkola, Jinghong Chen:
A 5-GS/s 6-Bit 15.07-mW Flash ADC With Partially Active Second-Stage Comparison and 2× Time-Domain Interpolation. IEEE Trans. Very Large Scale Integr. Syst. 30(5): 625-633 (2022)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.