"A 36-Gb/s 2× Half-Baud-Rate Adaptive Receiver in 28-nm CMOS."

Yi-Hao Lan, Shen-Iuan Liu (2024)

Details and statistics

DOI: 10.1109/TVLSI.2024.3392680

access: closed

type: Journal Article

metadata version: 2024-07-19

a service of  Schloss Dagstuhl - Leibniz Center for Informatics