"Efficient built-in redundancy analysis for embedded memories with 2-D ..."

Shyue-Kung Lu et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2005.863189

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LuTHWW06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LuTHWW06
Shyue-Kung Lu, Yu-Chen Tsai, Chih-Hsien Hsu, Kuo-Hua Wang, Cheng-Wen Wu:
Efficient built-in redundancy analysis for embedded memories with 2-D redundancy. IEEE Trans. Very Large Scale Integr. Syst. 14(1): 34-42 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.