Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Correction to "Power Estimation Methods for Sequential Logic Circuits" ..."

Chi-Ying Tsui et al. (1996)

> Home

Details and statistics

DOI: 10.1109/TVLSI.1996.544414

access: closed

type: Journal Article

metadata version: 2022-08-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/TsuiMPDDL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/TsuiMPDDL96
Chi-Ying Tsui, José Monteiro, Massoud Pedram, Srinivas Devadas, Alvin M. Despain, Bill Lin:
Correction to "Power Estimation Methods for Sequential Logic Circuits" [Correspondence]. IEEE Trans. Very Large Scale Integr. Syst. 4(4): 495 (1996)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.