"A 3.2-GHz 178-fsrms Jitter Subsampling PLL/DLL-Based ..."

Dong-Hyun Yoon et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2022.3169636

access: closed

type: Journal Article

metadata version: 2022-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/YoonJSHCKKB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/YoonJSHCKKB22
Dong-Hyun Yoon, Dong-Kyu Jung, Kiho Seong, Jae-Soub Han, Keun-Yong Chung, Ju Eon Kim, Tony Tae-Hyoung Kim, Kwang-Hyun Baek:
A 3.2-GHz 178-fs_rms Jitter Subsampling PLL/DLL-Based Injection-Locked Clock Multiplier. IEEE Trans. Very Large Scale Integr. Syst. 30(7): 915-925 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.