"Low Power Built-In Self-Test Schemes for Array and Booth Multipliers."

Dimitris Bakalis et al. (2001)

> Home

Details and statistics

DOI: 10.1155/2001/67893

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/BakalistKVNA01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/BakalistKVNA01
Dimitris Bakalis, Xrysovalantis Kavousianos, Haridimos T. Vergos, Dimitris Nikolos, G. Ph. Alexiou:
Low Power Built-In Self-Test Schemes for Array and Booth Multipliers. VLSI Design 12(3): 431-448 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.