Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Variation-Tolerant and Low-Power Source-Synchronous Multicycle On-Chip ..."

Maged Ghoneima et al. (2007)

> Home

Details and statistics

DOI: 10.1155/2007/95402

access: open

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/GhoneimaIKD07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/GhoneimaIKD07
Maged Ghoneima, Yehea I. Ismail, Muhammad M. Khellah, Vivek De:
Variation-Tolerant and Low-Power Source-Synchronous Multicycle On-Chip Interconnect Scheme. VLSI Design 2007: 95402:1-95402:12 (2007)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.