"Simultaneous Buffer-sizing and Wire-sizing for Clock Trees Based on ..."

Yu-Min Lee et al. (2002)

> Home

Details and statistics

DOI: 10.1080/1065514021000012200

access: open

type: Journal Article

metadata version: 2023-05-08

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/LeeCCW02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/LeeCCW02
Yu-Min Lee, Charlie Chung-Ping Chen, Yao-Wen Chang, Martin D. F. Wong:
Simultaneous Buffer-sizing and Wire-sizing for Clock Trees Based on Lagrangian Relaxation. VLSI Design 15(3): 587-594 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.