"Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime ..."

Paolo Meloni et al. (2012)

> Home

Details and statistics

DOI: 10.1155/2012/580584

access: open

type: Journal Article

metadata version: 2019-06-02

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/MeloniPTSRL12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/MeloniPTSRL12
Paolo Meloni, Sebastiano Pomata, Giuseppe Tuveri, Simone Secchi, Luigi Raffo, Menno Lindwer:
Enabling Fast ASIP Design Space Exploration: An FPGA-Based Runtime Reconfigurable Prototyper. VLSI Design 2012: 580584:1-580584:16 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.