"Designing Interconnection Networks for Multi-level Packaging."

M. T. Raghunath, Abhiram Ranade (1995)

> Home

Details and statistics

DOI: 10.1155/1995/57617

access: open

type: Journal Article

metadata version: 2022-11-09

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/RaghunathR95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/RaghunathR95
M. T. Raghunath, Abhiram Ranade:
Designing Interconnection Networks for Multi-level Packaging. VLSI Design 2(4): 375-388 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.