"Timing-Constrained FPGA Placement: A Force-Directed Formulation and Its ..."

Srilata Raman, C. L. Liu, Larry G. Jones (1996)

> Home

Details and statistics

DOI: 10.1155/1996/53238

access: open

type: Journal Article

metadata version: 2022-11-07

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/Raman0J96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/Raman0J96
Srilata Raman, C. L. Liu, Larry G. Jones:
Timing-Constrained FPGA Placement: A Force-Directed Formulation and Its Performance Evaluation. VLSI Design 4(4): 345-355 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.