![](https://dblp.org/img/logo.ua.320x120.png)
![](https://dblp.org/img/dropdown.dark.16x16.png)
![](https://dblp.org/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.org/img/search.dark.16x16.png)
![search dblp](https://dblp.org/img/search.dark.16x16.png)
default search action
"A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA ..."
Mao-Hsu Yen et al. (2013)
- Mao-Hsu Yen
, Chu Yu
, Horng-Ru Liao, Chin-Fa Hsieh:
A Generic Three-Sided Rearrangeable Switching Network for Polygonal FPGA Design. VLSI Design 2013: 103473:1-103473:15 (2013)
![](https://dblp.org/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.