"VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC."

Yi-Hau Chen et al. (2008)

> Home

Details and statistics

DOI: 10.1007/S11265-008-0213-7

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChenCCHC08a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChenCCHC08a
Yi-Hau Chen, Tung-Chien Chen, Shao-Yi Chien, Yu-Wen Huang, Liang-Gee Chen:
VLSI Architecture Design of Fractional Motion Estimation for H.264/AVC. J. Signal Process. Syst. 53(3): 335-347 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.