"On the Performance and Implementation Issues of Interleaved Single Parity ..."

Yanni Chen, Keshab K. Parhi (2005)

> Home

Details and statistics

DOI: 10.1023/B:VLSI.0000047270.49225.52

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/ChenP05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/ChenP05
Yanni Chen, Keshab K. Parhi:
On the Performance and Implementation Issues of Interleaved Single Parity Check Turbo Product Codes. J. VLSI Signal Process. 39(1-2): 35-47 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.