"An efficient bit-level systolic cell design for finite ring digital signal ..."

Graham A. Jullien et al. (1989)

> Home

Details and statistics

DOI: 10.1007/BF02427794

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/JullienBCTM89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/JullienBCTM89
Graham A. Jullien, P. D. Bird, J. T. Carr, Majid Taheri, William C. Miller:
An efficient bit-level systolic cell design for finite ring digital signal processing applications. J. VLSI Signal Process. 1(3): 189-207 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.