"High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero ..."

Roberto R. Osorio, Bart Vanhoof (2003)

> Home

Details and statistics

DOI: 10.1023/A:1022123829466

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/vlsisp/OsorioV03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsisp/OsorioV03
Roberto R. Osorio, Bart Vanhoof:
High Speed 4-Symbol Arithmetic Encoder Architecture for Embedded Zero Tree-Based Compression. J. VLSI Signal Process. 33(3): 267-275 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.