"Low Power CMOS Design of Phase Locked Loop for Fastest Frequency ..."

K. Gavaskar, R. Dhivya, R. Dimple Dayana (2022)

> Home

Details and statistics

DOI: 10.1007/S11277-022-09654-6

access: closed

type: Journal Article

metadata version: 2022-08-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/GavaskarDD22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/GavaskarDD22
K. Gavaskar, R. Dhivya, R. Dimple Dayana:
Low Power CMOS Design of Phase Locked Loop for Fastest Frequency Acquisition at Various Nanometer Technologies. Wirel. Pers. Commun. 125(3): 2239-2251 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.