"P-NoC: Performance Evaluation and Design Space Exploration of NoCs for ..."

Khyamling Parane, Prabhu B. M. Prasad, Basavaraj Talawar (2020)

> Home

Details and statistics

DOI: 10.1007/S11277-020-07529-2

access: closed

type: Journal Article

metadata version: 2020-11-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/wpc/ParanePT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/wpc/ParanePT20
Khyamling Parane, Prabhu B. M. Prasad, Basavaraj Talawar:
P-NoC: Performance Evaluation and Design Space Exploration of NoCs for Chip Multiprocessor Architecture Using FPGA. Wirel. Pers. Commun. 114(4): 3295-3319 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.