default search action
"Gate Level Description of Synchronous Hardware and Automatic Verification ..."
Per Bjesse (2001)
- Per Bjesse:
Gate Level Description of Synchronous Hardware and Automatic Verification Based on Theorem Proving. Chalmers University of Technology, Gothenburg, Sweden, 2001
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.