"Scalable algorithms and design for debug hardware for test, validation and ..."

Sabyasachi Deyati (2017)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2022-05-04

- view
  - electronic edition via handle.net
  authority control:
- export record
  dblp key:
  - phd/basesearch/Deyati17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/basesearch/Deyati17
Sabyasachi Deyati:
Scalable algorithms and design for debug hardware for test, validation and security of mixed signal/rf circuits and systems. Georgia Institute of Technology, Atlanta, GA, USA, 2017

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.