"Methodologies for automated synthesis of memory and interconnect ..."

Luca Gallo (2015)

> Home

Details and statistics

DOI: —

access: closed

type: Book or Thesis

metadata version: 2018-04-17

- view
  - electronic edition @ unina.it
  authority control:
- export record
  dblp key:
  - phd/basesearch/Gallo15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/basesearch/Gallo15
Luca Gallo:
Methodologies for automated synthesis of memory and interconnect subsystems in parallel architectures. University of Naples Federico II, Italy, 2015

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.