"Power-balanced instruction scheduling for pipelined VLIW architectures"

Shu Xiao (2006)

> Home

Details and statistics

DOI: 10.32657/10356/2483

access: closed

type: Book or Thesis

metadata version: 2024-02-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - phd/sg/Xiao06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/sg/Xiao06
Shu Xiao:
Power-balanced instruction scheduling for pipelined VLIW architectures. Nanyang Technological University, Singapore, 2006

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.