"VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive ..."

Armaiti Ardeshiricham et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3319535.3354246

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccs/ArdeshirichamTG19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccs/ArdeshirichamTG19
Armaiti Ardeshiricham, Yoshiki Takashima, Sicun Gao, Ryan Kastner:
VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow Properties. CCS 2019: 1623-1638

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.