"A 16kB tile-able SRAM macro prototype for an operating window of 4.8GHz at ..."

Ming-Zhang Kuo et al. (2014)

> Home

Details and statistics

DOI: 10.1109/CICC.2014.6946030

access: closed

type: Conference or Workshop Paper

metadata version: 2021-01-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/KuoHDYLTHWH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/KuoHDYLTHWH14
Ming-Zhang Kuo, Henry Hsieh, Sang H. Dhong, Ping-Lin Yang, Cheng-Chung Lin, Ryan Tseng, Kevin Huang, Min-Jer Wang, Wei Hwang:
A 16kB tile-able SRAM macro prototype for an operating window of 4.8GHz at 1.12V VDD to 10 MHz at 0.5V in a 28-nm HKMG CMOS. CICC 2014: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.