"A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR."

Thomas Froehlich, Vivek Sharma, Markus Bingesser (2010)

> Home

Details and statistics

DOI: 10.1109/DATE.2010.5457109

access: closed

type: Conference or Workshop Paper

metadata version: 2020-11-27

- view
  authority control:
- export record
  dblp key:
  - conf/date/FroehlichSB10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/FroehlichSB10
Thomas Froehlich, Vivek Sharma, Markus Bingesser:
A 14 bit, 280 kS/s cyclic ADC with 100 dB SFDR. DATE 2010: 706-710

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.