"Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale ..."

Naveen Suda et al. (2016)

> Home

Details and statistics

DOI: 10.1145/2847263.2847276

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/SudaCDMMVSC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/SudaCDMMVSC16
Naveen Suda, Vikas Chandra, Ganesh Dasika, Abinash Mohanty, Yufei Ma, Sarma B. K. Vrudhula, Jae-sun Seo, Yu Cao:
Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks. FPGA 2016: 16-25

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.