"On the feasibility of early routing capacitance estimation for FPGAs."

Jonathan A. Clarke, George A. Constantinides, Peter Y. K. Cheung (2007)

> Home

Details and statistics

DOI: 10.1109/FPL.2007.4380653

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/ClarkeCC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/ClarkeCC07
Jonathan A. Clarke, George A. Constantinides, Peter Y. K. Cheung:
On the feasibility of early routing capacitance estimation for FPGAs. FPL 2007: 234-239

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.