"New timing and routability driven placement algorithms for FPGA synthesis."

Yue Zhuo et al. (2007)

> Home

Details and statistics

DOI: 10.1145/1228784.1228918

access: closed

type: Conference or Workshop Paper

metadata version: 2024-07-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ZhuoLZCH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ZhuoLZCH07
Yue Zhuo, Hao Li, Qiang Zhou, Yici Cai, Xianlong Hong:
New timing and routability driven placement algorithms for FPGA synthesis. ACM Great Lakes Symposium on VLSI 2007: 570-575

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.