"FPGA Implementation of High Speed FIR Filters Using Add and Shift Method."

Shahnam Mirzaei, Anup Hosangadi, Ryan Kastner (2006)

> Home

Details and statistics

DOI: 10.1109/ICCD.2006.4380833

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  authority control:
- export record
  dblp key:
  - conf/iccd/MirzaeiHK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/MirzaeiHK06
Shahnam Mirzaei, Anup Hosangadi, Ryan Kastner:
FPGA Implementation of High Speed FIR Filters Using Add and Shift Method. ICCD 2006: 308-313

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.