"Reducing FPGA algorithm area by avoiding redundant computation."

Brian Axelrod, Michel Laverne (2015)

> Home

Details and statistics

DOI: 10.1109/ICRA.2015.7139226

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icra/AxelrodL15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icra/AxelrodL15
Brian Axelrod, Michel Laverne:
Reducing FPGA algorithm area by avoiding redundant computation. ICRA 2015: 503-508

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.