"STT-MRAM Antifuse Macro for Memory, SoC, and FPGA Chips."

Syed M. Alam et al. (2025)

> Home

Details and statistics

DOI: 10.1109/IMW61990.2025.11026975

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/imw2/AlamZXSDIMNKA25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/imw2/AlamZXSDIMNKA25
Syed M. Alam, X. Zhang, H. Xu, M. Sadd, M. DeHerrera, S. Ikegawa, Fred B. Mancoff, K. Nagel, Y. Kim, S. Aggarwal:
STT-MRAM Antifuse Macro for Memory, SoC, and FPGA Chips. IMW 2025: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.