"High-parallel In-memory Data Sorting based on 40nm Analog RRAM Chip."

Hechen Ji et al. (2025)

> Home

Details and statistics

DOI: 10.1109/IMW61990.2025.11026962

access: closed

type: Conference or Workshop Paper

metadata version: 2025-06-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/imw2/JiBZWYJXSJZZ0CH25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/imw2/JiBZWYJXSJZZ0CH25
Hechen Ji, Lin Bao, Haisu Zhang, Qishen Wang, Yuhang Yang, Yingtong Ji, Ruiqing Xie, Jingwei Sun, Yingchen Ji, Hao Zhang, Zhenghao Zhai, Zongwei Wang, Yimao Cai, Shanguo Huang:
High-parallel In-memory Data Sorting based on 40nm Analog RRAM Chip. IMW 2025: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.