"Measuring SET pulsewidths in logic gates using digital infrastructure."

Varadan Savulimedu Veeravalli, Andreas Steininger, Ulrich Schmid (2014)

Details and statistics

DOI: 10.1109/ISQED.2014.6783331

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics