"29.4 A 16Gb/s 3.6pJ/b wireline transceiver with phase domain equalization ..."

Ashwin Ramachandran, Arun Natarajan, Tejasvi Anand (2017)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2017.7870474

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/RamachandranNA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/RamachandranNA17
Ashwin Ramachandran, Arun Natarajan, Tejasvi Anand:
29.4 A 16Gb/s 3.6pJ/b wireline transceiver with phase domain equalization scheme: Integrated pulse width modulation (iPWM) in 65nm CMOS. ISSCC 2017: 488-489

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.