"13.1 A 35.4Gb/s/pin 16Gb GDDR7 with a Low-Power Clocking Architecture and ..."

Jaehyeok Yang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ISSCC49657.2024.10454560

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YangKKPPKCKKPLLLJJJCHKBLPCK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YangKKPPKCKKPLLLJJJCHKBLPCK24
Jaehyeok Yang, Hyeongjun Ko, Kyunghoon Kim, Hyunsu Park, Jihwan Park, Ji-Hyo Kang, Jin-Youp Cha, Seongjin Kim, Youngtaek Kim, Minsoo Park, Gangsik Lee, Keonho Lee, Sanghoon Lee, Gyunam Jeon, Sera Jeong, Yongsuk Joo, Jaehoon Cha, Seonwoo Hwang, Boram Kim, Sang-Yeon Byeon, Sungkwon Lee, Hyeonyeol Park, Joohwan Cho, Jonghwan Kim:
13.1 A 35.4Gb/s/pin 16Gb GDDR7 with a Low-Power Clocking Architecture and PAM3 IO Circuitry. ISSCC 2024: 232-234

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.