"A 1GHz Fractional-N PLL Clock Generator with Low-OSR ΔΣ ..."

Xueyi Yu et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2008.4523199

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/YuSZRW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/YuSZRW08
Xueyi Yu, Yuanfeng Sun, Li Zhang, Woogeun Rhee, Zhihua Wang:
A 1GHz Fractional-N PLL Clock Generator with Low-OSR ΔΣ Modulation and FIR-Embedded Noise Filtering. ISSCC 2008: 346-347

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.