"Flexible Hardware Accelerators for Ultra-Low Power Edge AI: The CONVOLVE ..."

Panagiotis Chaidos et al. (2025)

> Home

Details and statistics

DOI: 10.1109/ISVLSI65124.2025.11130251

access: closed

type: Conference or Workshop Paper

metadata version: 2025-09-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/ChaidosMAXAAGDSGTGXVHSC25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/ChaidosMAXAAGDSGTGXVHSC25
Panagiotis Chaidos, Alexios Maras, Georgios Alexandris, Xiaoling, Asmae El Arrassi, Bas Ahn, James D. Garside, Yunhao Deng, Theofilos Spyrou, Anteneh Gebregiorgis, Mottaqiallah Taouil, Manil Dev Gomony, Sotirios Xydis, Marian Verhelst, Said Hamdioui, Dimitrios Soudris, Henk Corporaal:
Flexible Hardware Accelerators for Ultra-Low Power Edge AI: The CONVOLVE Approach. ISVLSI 2025: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.