Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Asynchronous clock generator for a 14-bit two-stage pipelined SAR ADC in ..."

Kairang Chen, Martin Nielsen-Lönn, Atila Alvandpour (2016)

> Home

Details and statistics

DOI: 10.1109/NORCHIP.2016.7792910

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/norchip/ChenNA16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/ChenNA16
Kairang Chen, Martin Nielsen-Lönn, Atila Alvandpour:
Asynchronous clock generator for a 14-bit two-stage pipelined SAR ADC in 0.18 μm CMOS. NORCAS 2016: 1-4

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.