"Variation-Tolerant Architectures for Convolutional Neural Networks in the ..."

Yingyan Lin, Sai Zhang, Naresh R. Shanbhag (2016)

> Home

Details and statistics

DOI: 10.1109/SIPS.2016.11

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sips/LinZS16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sips/LinZS16
Yingyan Lin, Sai Zhang, Naresh R. Shanbhag:
Variation-Tolerant Architectures for Convolutional Neural Networks in the Near Threshold Voltage Regime. SiPS 2016: 17-22

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.