"A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor ..."

Vincenzo Rana et al. (2008)

> Home

Details and statistics

DOI: 10.1007/978-3-642-12267-5_13

access: open

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/vlsi/RanaASSM08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/RanaASSM08
Vincenzo Rana, David Atienza, Marco D. Santambrogio, Donatella Sciuto, Giovanni De Micheli:
A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication. VLSI-SoC (Selected Papers) 2008: 232-250

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.