Stop the war!
Остановите войну!
for scientists:
default search action
"An FPGA-based processing pipeline for high-definition stereo video."
Pierre Greisen et al. (2011)
- Pierre Greisen, Simon Heinzle, Markus H. Gross, Andreas Burg:
An FPGA-based processing pipeline for high-definition stereo video. EURASIP J. Image Video Process. 2011: 18 (2011)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.